ABSTRACT: Majorana zero modes (MZMs), prime candidates for topological quantum bits, are detected as zero bias conductance peaks (ZBPs) in tunneling spectroscopy measurements. Implementation of a narrow and high tunnel barrier in the next generation of Majorana devices can help to achieve the theoretically predicted quantized height of the ZBP. We propose a material-oriented approach to engineer a sharp and narrow tunnel barrier by synthesizing a thin axial segment of Ga x In 1−x Sb within an InSb nanowire. By varying the precursor molar fraction and the growth time, we accurately control the composition and the length of the barriers. The height and the width of the Ga x In 1−x Sb tunnel barrier are extracted from the Wentzel−Kramers-Brillouin (WKB) fits to the experimental I−V traces.
S
emiconductor heterostructures have revolutionized solidstate physics by providing the opportunity to manipulate the motion of electrons and holes via band engineering. Physical properties of heterostructures are for an important part defined by the interfaces, which therefore need to be of highest quality, that is, free of any structural defects. For this reason, only a few, lattice matched III−V materials are commonly used in heterostructures, such as GaAs, AlAs, and the intermediate alloys AlGaAs; 1 AlInAs, GaInAs, and InP; 2 GaAs, InGaP, and AlInP, 3 and so forth. InSb is attractive for high-speed, low-power electronics, 4, 5 infrared optoelectronics, 6 thermoelectric power generation, 7 as well as spintronics 8, 9 and topological quantum computing 10 due to the highest electron mobility and the narrowest (direct) bandgap of all the III−V semiconductors, as well as a large Landég factor 11 and strong spin−orbit interactions. 12 To profit further from the advantageous properties of InSb, it is of crucial importance to integrate this semiconductor in high-quality heterostructures.
The epitaxy of InSb-based heterostructures is difficult due to the large lattice parameter of InSb: the lattice mismatch between InSb and its nearest III−V neighbor GaSb is ∼6.3%. However, due to their nanoscale diameter and high aspect ratio, nanowires allow for stacking of lattice mismatched materials which would be impossible to realize in planar geometries. 13 Nevertheless, the synthesis of axial nanowire heterostructures is not an easy task. The use of a metal seed particle introduces complications not present in thin-film systems, such as the difficulty to form sharp interfaces due to the reservoir effect. 14, 15 Since the solubility of the group III species in the catalyst particle is much higher than the solubility of the group V species, it is especially challenging to form sharp interfaces when switching the group III materials. Indeed, atomically sharp interfaces have been reported in heterostructures formed by group V switching, 16−20 while heterostructures grown by switching of the group III material normally show graded interfaces. 21−26 In addition, nanowire heterostructures grown by switching of the group III species often show kinking, 27 undesired radial growth, 25 shift of the Au droplet during growth, 21, 28 or diameter modulation. 29, 30 Here, the growth, structural, and electronic properties of InSb/Ga x In 1−x Sb/InSb nanowire heterostructures are reported. Ga x In 1−x Sb has a larger bandgap than InSb, and a type I band alignment is expected for this system in which the Ga x In 1−x Sb segment acts as a barrier for both electrons and holes. 31 One important motivation for this specific material combination is that one-dimensional InSb/Ga x In 1−x Sb/InSb axial heterostructures provide a suitable testing ground for the new functionalities of quantum mechanical devices, such as Cooper-pair splitters 32, 33 and hybrid superconductor−semiconducting nanowire devices used for the detection of Majorana zero modes (MZMs). 34−38 Despite the significant improvements in the performance of Majorana devices that have been reported recently, 39, 40 the height of the ZBP remains much lower (∼0.1G 0 39 ) than the predicted, quantized ZBP height of G 0 = 2e 2 /h at 0 temperature. 41 Several theoretical works 42−45 have pinpointed the smooth tunnel barrier as a possible cause of the weak ZBP. Measuring a quantized ZBP is important because it would be a direct evidence of the topological nature of this phenomenon. 46 In this work, we achieve sharp interfaces, high structural quality, and full control over the Ga fraction content and the width of the barriers.
InSb/Ga x In 1−x Sb/InSb nanowire heterostructures have been synthesized by a Au-catalyzed vapor−liquid−solid (VLS) growth mechanism in an Aixtron metal organic vapor phase epitaxy (MOVPE) machine using trimethyl-indium (TMI), triethyl-gallium (TEGa), and trimethyl-antimony (TMSb) as growth precursors. To investigate the influence of the TEGa molar fraction, X i (TEGa), on the amount of gallium incorporated in the barrier, we have grown a set of samples by keeping the growth time fixed to 30 s and increasing the molar fraction of TEGa (for detailed explanation of the growth process see Supporting Information (SI)-1). The crystal structure and chemical composition of the nanowires were characterized by high-resolution transmission electron microscopy (HRTEM), scanning transmission electron microscopy high-angle annular dark-field imaging (STEM−HAADF), and energy-dispersive X-ray spectroscopy (STEM−EDX). Figure 1a shows a STEM-HAADF image of a representative nanowire where the position of the barrier can be identified as a clear contrast difference across the diameter (indicated by an arrow). From the HRTEM image (Figure 1b ) performed on the same nanowire, we can also identify the thin barrier by a difference in contrast. The associated fast Fourier transform (FFT) (Figure 1c ) reveals that the crystalline phase is pure zinc blende. We note that all InSb/Ga x In 1−x Sb/InSb nanowires analyzed have pure defect-free zinc blende crystal structure.
From the EDX line scans shown in Figure 1d −f we can see that the length of the Ga x In 1−x Sb barriers of all three samples is 20 nm, while the Ga at. % concentration increases from 5% for sample d to 14% for sample f.
The InSb/Ga x In 1−x Sb/InSb nanowires reported here have several favorable properties for device fabrication and transport experiments. The high aspect ratio of the InSb/Ga x In 1−x Sb/ InSb nanowires allows for increased freedom in device design. Moreover, InSb/Ga x In 1−x Sb/InSb nanowires are uniform in thickness; that is, they are not tapered, and there is no diameter modulation induced by the barrier segment (see SI-2). It should be noted that there is no undesired radial growth present: the barrier spans the whole diameter of the nanowire and there is no Ga x In 1−x Sb shell grown around the InSb segment (see SI-3).
To investigate the strain in the barriers, we employ geometrical phase analysis (GPA).
47−50 Figure 2a shows a HRTEM image of a nanowire containing a 20 nm wide Ga 0. 28 In 0.72 Sb barrier. Figure 2b shows a higher magnification HRTEM image of the region indicated by a red square in Figure 2a . We have selected the (1−11) Bragg reflection to be Nano Lett. XXXX, XXX, XXX−XXX filtered and analyzed in order to study the strain component ε zz along the growth direction. InSb region has been chosen as a reference. The resulting strain map is displayed in Figure 2c . From the strain profile integrated along the growth direction ( Figure 2d ) the barrier is compressively strained along the zdirection with respect to the InSb reference region. 2 -covered p-doped Si-substrate patterned with a set of local metallic gates on top of which a sheet of hexagonal boron nitride (hBN) is mechanically transferred as the dielectric. Using TEM, we have determined the axial position of the barrier (see SI-5) for a number of nanowires. The position of the barriers depends on the total length of the InSb wire. A micromanipulator mounted in the chamber of a scanning electron microscope (SEM) is used to deterministically position the barrier segment perpendicularly above one of the fine gates. The ability to control the position of the barrier is of particular importance for applications in hybrid superconductor-semiconducting nanowire devices, since the barrier needs to be precisely aligned with the superconducting contact and the local gates. The Cr/Au ohmic contacts are defined using electron beam lithography. The samples are cooled down to a temperature of 2 K. A detailed description of the fabrication steps can be found in SI-6. From the total length of the wire, the built-in tunnel barrier is estimated to be above the local gate g1 (Figure 3a−c) . To validate this the device was sliced open after the transport experiments using focused ion beam and inspected in TEM. Figure 3b shows an EDX map of a part of the device indicated by a red rectangle in Figure 3a . The built-in tunnel barrier, indicated in green, is indeed exactly above the local gate g1.
Due to the proximity of the built-in tunnel barrier, the local gate g1 (which we from now on refer to as the barrier gate) is expected to show different gating effect on the device conductance compared to the local gates g2 and g3 (which are connected to act as a single local gate and referred to as the normal gate). Figure 3d shows the color plot of the two-point conductance G measured as a function of both the barrier gate and the normal gate voltage at 0 bias voltage (lock-in measurement) as well as schematic drawings illustrating the potential landscape in the device at a corresponding region in the plot.
Region (i) coincides with a high-conductance region: a high (more positive) gate voltage is applied to both the barrier gate and the normal gate, resulting in the bottom of the conduction band of both InSb and Ga 0. 28 In 0.72 Sb segment being pulled far below the Fermi level. Moving from (i) to (ii) in a straight line, If we start from region (i) and move toward (iv) in a straight line, the normal gate voltage remains high, while the barrier gate voltage decreases, pushing the conduction band of the barrier segment up toward the Fermi level. At (iv) the bottom of the conduction band of the barrier is aligned with the Fermi level. If the barrier-gate voltage is reduced even further, conductance is zero (region (v)).
Note that the onset of transport in region (iv) happens at a significantly higher value of applied voltage (barrier-gate voltage ∼2 V) than the onset of transport in region (ii) (normal-gate voltage ∼0.2 V), indicating that the bottom of the conduction band of the nanowire segment just above the tunnel barrier is higher than the bottom of the conduction band of the nanowire segment above the normal gate, as expected if a built-in barrier is present in the nanowire section above the barrier gate. In region (vi), all of the local back gates are set to the value (∼0.2 V) which aligns the bottom of the InSb conduction band to the Fermi level. Here, the height of the built-in tunnel barrier is expected to correspond to the actual conduction band offset between the Ga 0.28 In 0.72 Sb and InSb nanowire segments.
The above analysis is based on a simple assumption: each local gate mainly tunes the potential in the nanowire segment exactly above it, and the cross-coupling between individual gates is negligible. The fact that the threshold voltage for barrier gate (normal gate) does not alter significantly while the normal gate (barrier gate) is tuned, supports this assumption.
To extract the width and the height of the built-in Ga 0. 28 In 0.72 Sb tunnel barrier, we measure current I as a function of bias voltage V bias and gate voltage V gate (gates g1, g2, and g3 connected, acting as a single gate). The blue (red) region in the resulting color plot (Figure 4a ) corresponds to the region of low (high) current. The asymmetric behavior between positive and negative biasing is most likely a consequence of the asymmetric biasing effect of the circuit (possible explanation of the asymmetric I−V behavior can be found in SI-9).
A line cut taken at V gate = 1.4 V is plotted as a blue dotted line in Figure 4b . The red solid line in Figure 4b represents a theoretical fit to the experimental data (see SI-7 for a detailed explanation of the WKB model employed) calculated assuming a square-shaped barrier potential. The fitted barrier width (19.2 ± 0.2 nm) is in excellent agreement with the value extracted Figure 4b corresponds to a WKB model fit of the experimental I−V curve calculated assuming a Gaussian-shaped potential barrier. The width (height) of the Gaussian barrier at V gate = 1.4 V equals 21 ± 1 nm (45 ± 2 meV). Since both the square-and Gaussian-shaped barrier potential fit well with the experimental data, we conclude that the extracted values of barrier width and height do not depend on the details of the barrier potential profile. Hence, in the remainder of this paper, the WKB modeling is based on a square-shaped barrier potential. The inset of Figure 4b shows that a good fit to the experimental I−V curve (blue dots) can only be achieved if a barrier width of ∼20 nm is assumed. The orange (purple) solid line corresponds to the best WKB fit of a 14 nm (30 nm) wide potential barrier, using only the barrier height as the free parameter. The corresponding barrier height is 63 ± 1 meV (30 ± 1 meV) for the 14 nm (30 nm) barrier width. Figure 4c clearly demonstrates that, as the value of V gate increases from 0.6 to 1.7 V, the effective barrier height decreases from 120 to 30 meV. (For V gate < 0.6 V, the conduction band bottom approaches the Fermi level, and the nonuniform gating effect becomes more pronounced, causing the breakdown of the simple square-shape model; see SI-9.) Figure 4d shows that, for the same range of V gate , the barrier width remains roughly the same (∼20 nm), while the height is changed by a factor of 4. The fact that the barrier width does not depend on the value of the gate voltage applied indicates that we are indeed measuring a materialdefined tunnel barrier; the width of an electrostatic barrier is expected to alter significantly under influence of V gate . If we extrapolate the data shown in Figure 4c , we can roughly estimate the height of the built-in Ga 0. 28 In 0.72 Sb barrier at V gate = 0.2 V (which corresponds to the actual conduction band offset between Ga 0.28 In 0.72 Sb and InSb segments; region (vi) in Figure 3d ) to be ∼200 meV (this value is in good agreement with the bulk values: the conduction band offset between the bulk InSb and GaSb at 0 K is 577 meV, 51, 52 simple interpolation for x(Ga) = 0.28 gives the conduction band offset ∼160 meV).
A similar analysis of a nanowire device containing a 20 nm wide Ga 0. 15 In 0.85 Sb segment is shown in the SI-10. From the measured I−V characteristics and the corresponding WKB model fits, we determine the conduction band offset between Ga 0.15 In 0.85 Sb and InSb segments to be ∼75 meV (in good agreement with the bulk values; simple interpolation for x(Ga) = 0.15 gives the conduction band offset ∼85 meV).
In summary, we demonstrate the growth of defect-free InSb nanowires with composition-and size-tunable Ga x In 1−x Sb barriers. The width and the height of the material-defined tunnel barriers is extracted from WKB model fits to experimental I−V traces and the conduction band offset between InSb and Ga x In 1−x Sb (for x(Ga) = 0.15 and x(Ga) = 0.28) is determined. Implementation of these InSb/ 
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